2018 International Conference on Computer Communication and Informatics (ICCCI) 2018
DOI: 10.1109/iccci.2018.8441326
|View full text |Cite
|
Sign up to set email alerts
|

High Speed Efficient Multiplier Design using Reversible Gates

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 9 publications
(3 citation statements)
references
References 16 publications
0
3
0
Order By: Relevance
“…Fredkin gates are used for product generation. Partial products are produced in parallel by 16 Fredkin gates. Fredkin gate possesses parity-preserving logic which is used for the design of fault-tolerant circuits in reversible logic.…”
Section: Literature Survey On Unsigned Array Multiplier Using Reversi...mentioning
confidence: 99%
See 2 more Smart Citations
“…Fredkin gates are used for product generation. Partial products are produced in parallel by 16 Fredkin gates. Fredkin gate possesses parity-preserving logic which is used for the design of fault-tolerant circuits in reversible logic.…”
Section: Literature Survey On Unsigned Array Multiplier Using Reversi...mentioning
confidence: 99%
“…Proposed 4-bit multipliers achieve up to 28 and 46% drop in the quantum cost and gate count respectively. Radha, N. et al [16] proposed an effective high-speed multiplier using Verilog code for functional verification and implementation by using Cadence tools. HNG gate is used for multiplier design.…”
Section: Literature Survey On Unsigned Array Multiplier Using Reversi...mentioning
confidence: 99%
See 1 more Smart Citation