HRFlexToT: A High Dynamic Range ASIC for Time-of-Flight Positron Emission Tomography

Sánchez, David; Fernandez, S. Gomez; Mauricio, Joan; Freixas, Lluís; Sanuy, A.; Guixé, G.; López, Albert; Manera, R.; Marín, J.; Pérez, J. M.; Olloqui, E. Picatoste; Pujol, C.; Sanmukh, A.; Rato, P.; Vela, O.; Gascón, D.

doi:10.1109/trpms.2021.3066426

Cited by 26 publications

(21 citation statements)

References 55 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…More particularly, analog-to-digital converters (ADCs) and time-to-digital converters (TDCs) are usually used in PET equipment to estimate the energy and arrival time of electrical signals from silicon photomultiplier tube (SiPM) detectors. Then, the computer tomography image reconstruction algorithm is used to generate the image reflecting the biological distribution in the body [ 4 , 5 , 6 , 7 , 8 ].…”

Section: Introductionmentioning

confidence: 99%

A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components

Zhang

Zhao

Chen

et al. 2022

Sensors

View full text Add to dashboard Cite

A slope analog-to-digital converter (ADC) amenable to be fully implemented on a digital field programmable gate array (FPGA) without requiring any external active or passive components is proposed in this paper. The amplitude information, encoded in the transition times of a standard LVDS differential input—driven by the analog input and by the reference slope generated by an FPGA output buffer—is retrieved by an FPGA time-to-digital converter. Along with the ADC, a new online calibration algorithm is developed to mitigate the influence of process, voltage, and temperature variations on its performance. Measurements on an ADC prototype reveal an analog input range from 0.3 V to 1.5 V, a least significant bit (LSB) of 2.6 mV, and an effective number of bits (ENOB) of 7.4-bit at 600 MS/s. The differential nonlinearity (DNL) is in the range between −0.78 and 0.70 LSB, and the integral nonlinearity (INL) is in the range from −0.72 to 0.78 LSB.

show abstract

Section: Introductionmentioning

confidence: 99%

A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components

Zhang

Zhao

Chen

et al. 2022

Sensors

View full text Add to dashboard Cite

show abstract

“…It also reads each channel individually and accepts both positive and negative polarity input signals. This ASIC performs a measurement of the arrival time of the photons (with better time resolution) using a non-Linear ToT technique and includes a linear ToT for energy measurement, as implemented in the HRFlexToT ASIC [46,72,73]. Besides the binary output encoding the time and energy response, the FASTIC also provides the response of each output in analog mode using a capacitive driver.…”

Section: Discussion and Applicationsmentioning

confidence: 99%

“…Several ASICs can be found in the literature suitable for the readout of SiPMs [2,25,[44][45][46][47][48][49][50][51][52]. These ASICs consider some of the previous considerations.…”

mentioning

confidence: 99%

Multiple Use SiPM Integrated Circuit (MUSIC) for Large Area and High Performance Sensors

et al. 2021

Self Cite

View full text Add to dashboard Cite

The 8-channel Multiple Use Silicon Photo-multiplier (SiPM) Integrated Circuit (MUSIC) Application specific integrated circuit (ASIC) for SiPM anode readout has been designed for applications where large photo-detection areas are required. MUSIC offers three main features: (1) Sum of the eight input channels using a differential output driver, (2) eight individual single ended (SE) analog outputs, and (3) eight individual SE binary outputs using a time over threshold technique. Each functionality, summation and individual readout includes a selectable dual-gain configuration. Moreover, the signal sum implements a dual-gain output providing a 15-bit dynamic range. The circuit contains a tunable pole zero cancellation of the SiPM recovery time constant to deal with most of the available SiPM devices in the market. Experimental tests show how MUSIC can linearly sum signals from different SiPMs and distinguish even a few photons. Additionally, it provides a single photon output pulse width at half maximum (FWHM) between 5–10 ns for the analog output and a single-photon time resolution (SPTR) around 118 ps sigma using a Hamamatsu SiPM S13360-3075CS for the binary output. Lastly, the summation mode has a power consumption of ≈200 mW, whereas the individual readout consumes ≈30 mW/ch.

show abstract

“…The RIMC overlapping flexibility allows working under different modes, thus optimizing the trade-off between power consumption and timing resolution. In fact, assuming an excellent SPTR of a given state-of-the-art frontend (e.g., 60 ps sigma [8]), the impact on timing degradation produced by MATRIX16 in LP mode (20 ps) was very small (3.5 ps), while the power consumption was almost reduced by 50% (4.9 mW/ch).…”

Section: Discussionmentioning

confidence: 99%

“…Our research group has been working for years on fast-timing ASIC designs for Positron Emission Tomography (PET) applications [7,8]. HR-FlexToT ASIC provides very good timing performance: 60 ps Single-Photon Time Resolution (SPTR) (using a Hamamatsu S13360-3050 MPPC: 3 × 3 mm 2 , 50 µm 2 cell) and low power consumption (<3.5 mW/ch) [8]. The outputs of this chip are Continuous-Time Binary-Valued (CTBV), so that external equipment is required to perform fine timing measurements.…”

Section: Introductionmentioning

confidence: 99%

MATRIX16: A 16-Channel Low-Power TDC ASIC with 8 ps Time Resolution

et al. 2021

Self Cite

View full text Add to dashboard Cite

This paper presents a highly configurable 16-channel TDC ASIC designed in a commercial 180 nm technology with the following features: time-of-flight and time-over-threshold measurements, 8.6 ps LSB, 7.7 ps jitter, 5.6 ps linearity error, up to 5 MHz of sustained input rate per channel, 9.1 mW of power consumption per channel, and an area of 4.57 mm2. The main contributions of this work are the novel design of the clock interpolation circuitry based on a resistive interpolation mesh circuit and the capability to operate at different supply voltages and operating frequencies, thus providing a compromise between TDC resolution and power consumption.

show abstract

HRFlexToT: A High Dynamic Range ASIC for Time-of-Flight Positron Emission Tomography

Cited by 26 publications

References 55 publications

A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components

A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components

Multiple Use SiPM Integrated Circuit (MUSIC) for Large Area and High Performance Sensors

MATRIX16: A 16-Channel Low-Power TDC ASIC with 8 ps Time Resolution

Contact Info

Product

Resources

About