2024
DOI: 10.21203/rs.3.rs-4161845/v1
|View full text |Cite
Preprint
|
Sign up to set email alerts
|

Implementation and Optimization of SpMV algorithm based on SW26010P many-core processor and stored in BCSR format

Mengfei Ma,
Xianqing Huang,
Jiali Xu
et al.

Abstract: The irregular distribution of non-zero elements of large-scale sparse matrix leads to low data access efficiency caused by the unique architecture of the Sunway many-core processor, which brings great challenges to the efficient implementation of sparse matrix-vector multiplication (SpMV) computing by SW26010P many-core processor. To address this problem, a study of SpMV optimization strategies is carried out based on the SW26010P many-core processor. Firstly, we design a memorized data storage transformation … Show more

Help me understand this report
View published versions

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 25 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?