Implementation and performance study of a hardware-VIA-based network adapter on Gigabit Ethernet

Park, Se Jin; Chung, Sang-Hwa; Liu, Ben

doi:10.1016/j.sysarc.2005.02.002

Cited by 4 publications

(2 citation statements)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…al. [13] describes the architecture of a VIA-based network adaptor for Gigabit Ethernet. In this work an FPGA-based TOE was developed and benchmarked for latency and bandwidth.…”

Section: Related Workmentioning

confidence: 99%

See 1 more Smart Citation

High-performance ethernet-based communications for future multi-core processors

Schlansker

Chitlur

Oertli

et al. 2007

Proceedings of the 2007 ACM/IEEE Conference on Supercomputing

View full text Add to dashboard Cite

Data centers and HPC clusters often incorporate specialized networking fabrics to satisfy system requirements. However, Ethernet's low cost and high performance are causing a shift from specialized fabrics toward standard Ethernet. Although Ethernet's low-level performance approaches that of specialized fabrics, the features that these fabrics provide such as reliable in-order delivery and flow control are implemented, in the case of Ethernet, by endpoint hardware and software. Unfortunately, current Ethernet endpoints are either slow (commodity NICs with generic TCP/IP stacks) or costly (offload engines). To address these issues, the JNIC project developed a novel Ethernet endpoint. JNIC's hardware and software were specifically designed for the requirements of high-performance communications within future data-centers and compute clusters. The architecture combines capabilities already seen in advanced network architectures with new innovations to create a comprehensive solution for scalable and high-performance Ethernet. We envision a JNIC architecture that is suitable for most in-data-center communication needs.

show abstract

“…al. [13] describes the architecture of a VIA-based network adaptor for Gigabit Ethernet. In this work an FPGA-based TOE was developed and benchmarked for latency and bandwidth.…”

Section: Related Workmentioning

confidence: 99%

“…To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. SC07 November [10][11][12][13][14][15][16]2007, Reno, Nevada, USA (c) 2007 ACM 978-1-59593-764-3/07/0011…$5.00…”

Section: Introductionmentioning

confidence: 99%