Implementation of modified Feistel block cipher for OTP generation using Verilog HDL

Abstract

In this paper we modified feistel block cipher to generate OTP (One Time Password) and implement it using Verilog HDL. To perform any online transaction using debit or credit cards, an OTP is sent to the client via SMS for his mobile number registered at the bank, then the client enters this OTP to complete the transaction. This OTP is generated at Bank server and sent to the client mobile operator. Once the OTP is generated it should be protected during the transmission from cyber attacks such as phishing, malware Trojans, etc. before it reaches the client to maintain confidentiality and integrity of information. This algorithm uniquely specifies the steps to encrypt the plain text into cryptographic cipher and to decrypt this cipher text back into original form. The proposed modified method is for improving the security.

FPGA Based OTP Generation System for Data Security

“…They should match the database in order to proceed to the next module. If the phone number does not match then there will be no key for the next module i.e., AES algorithm [6]. Then the key will be taken as zeroes which would ultimately result in the failure of the module.…”

FPGA Based Accident Detection and Monitoring System for Safety Traffic

“…A wireless modem behaves like a dial-up modem. The main distinction between them is that dial-up electronic equipment sends and receives knowledge through a set phone line whereas wireless electronic equipment sends and receives knowledge through radio waves [6]. A GSM electronic equipment are often Associate in Nursing external device or a laptop Card/ PCMCIA Card.…”

FPGA Based Robot Movement and Direction Controlling System

“…Controller. This FPGA system can operrated in two modes wheel-move mode or leg-move mode [6]. Under these two mode six controlloing movemets are shown in block diagram.…”