Implementation of total dose constraints at the design level of full custom bipolar integrated circuits

Abstract

This paper presents a design approach in order to deal with total-dose induced degradation with commercial IC processes. Devices behavior limitations are presented, and layout-based techniques are proposed to reduce bipolar transistors radiation sensitivity. The global design procedure combines these layout hardened devices with rad-dedicated design techniques.