Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits

Li, Yiming; Hwang, C. S.; Yeh, Ta‐Chuan; Li, Tien-Yeh

doi:10.1109/iccad.2008.4681586

Cited by 13 publications

(1 citation statement)

References 29 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The second type of lithography variation is caused by random uncertainties in the fabrication process such as Line-Edge Roughness (LER), the random defects due to missing and/or extra material etc. At the same time, [12] many non-lithographic sources of variation such as dopant variation [7][8][9] and gate dielectric thickness (T ox ) variation [10,11] are also resulted in aggressive scaling. Among them, LER has regarded as a small fraction of the statistical variability in the past since the critical dimensions (CD) of MOSFETs were orders of magnitude larger than the roughness.…”

Section: Introductionmentioning

confidence: 99%

Electrical impact of line-edge roughness on sub-45nm node standard cell

Ban

Sundareswaran²,

Panda³

et al. 2009

SPIE Proceedings

View full text Add to dashboard Cite

As the transistors are scaled down, undesirable performance mismatch in identically designed transistors increases and hence causes greater impact on circuit performance and yield. Since Line-End Roughness (LER) has been reported to be in the order of several nanometers and not to decrease as the device shrinks, it has evolved as a critical problem in the sub-45nm devices and may lead to serious device parameter fluctuations and performance limitation for the future VLSI circuit application. Although LER is a kind of random variation, it is undesirable and has to be analyzed because it causes the device to fluctuate. In this paper, we present a new cell characterization methodology which uses the non-rectangular gate print-images generated by lithography and etch simulations with the random LER variation to estimate the device performance of a sub-45nm design. The physics based TCAD simulation tool is used for validating the accuracy of our LER model. We systematically analyze the random LER by taking the impact on circuit performance due to LER variation into consideration and suggest the maximum tolerance of LER to minimize the performance degradation. We observed that the driving current is highly affected by LER as the gate length becomes thinner. We performed lithography simulations using 45nm process window to examine the LER impact of the state-of-the-art industrial devices. Results show that the rms value of LER is as much as 10% from its nominal line edge, and the saturation current can vary by as much as 10% in our 2-input NAND cell.

show abstract

Section: Introductionmentioning

confidence: 99%