LC-VCO Design Challenges in the Nano-Era

Pereira, Pedro; Fino, M. Helena; Fakhfakh, Mourad; Coito, Fernando; Neves, Mário Ventim

doi:10.1007/978-3-642-36329-0_16

Cited by 3 publications

(3 citation statements)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The progressive trend of CMOS technology towards smaller sizes has made the integration of integrated systems possible for wireless communication implementations [1]. Through the use of CMOS processes and technology development, the design of analogue/RF circuits is imposing more stringent requirements in terms of accuracy, speed and integration [2].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Simulation-Based Optimization for Automated Design of Analog/RF Circuits

Lberni

Sallem

Marktani

et al. 2021

Lecture Notes in Electrical Engineering

View full text Add to dashboard Cite

Automation tools for circuit optimization have proven their usefulness in solving design issues by considering the technological aspects of downscaling. Recent advances have proven that the optimization method based on simulation is a powerful and important solution for the optimal sizing of electronic circuits. In this paper, we propose a simulation-based methodology for automatic optimization of the multi-objective design of an analog/RF circuit. As applications, we use both analog and RF circuits, respectively the LC tank Voltage Controlled Oscillator (VCO) and the new Current-Feedback Operational Amplifier (CFOA). For the LC-VCO, we optimize the power consumption and the phase noise. For the CFOA, we optimize its important performances such as bandwidth and parasitic resistances, for lowvoltage, low-power applications. All simulations are performed by HSPICE using 0.13 μm RF CMOS and 0.18 μm CMOS technologies for the LC-VCO and the CFOA, respectively.

show abstract

Section: Introductionmentioning

confidence: 99%

“…The LC resonator is made up of a spiral inductor and a CMOS variable capacitance (Varactor) which is controlled by a control signal voltage to change the oscillation frequency. However, the use of integrated inductors causes many problems, such as increased energy consumption and phase noise degradation [1].…”

Section: Introductionmentioning

confidence: 99%

Simulation-Based Optimization for Automated Design of Analog/RF Circuits

Lberni

Sallem

Marktani

et al. 2021

Lecture Notes in Electrical Engineering

View full text Add to dashboard Cite

show abstract

“…Moreover, the on‐chip inductors occupy the most physical area in the designed circuits and thereby lead to an increase in the size of the chip layout. This area enlargement issue is a cardinal challenge in nanoscale circuits and systems 9 …”

Section: Introductionmentioning

confidence: 99%

A low‐power delay stage ring VCO based on wrap‐gate CNTFET technology for X‐band satellite communication applications

Jooq

Bozorgmehr

Mirzakuchaki

2020

Circuit Theory & Apps

View full text Add to dashboard Cite

SummaryOver the past few years, with lower power consumption, reasonable layout area, and the ease of integration with standard circuit design technologies compared to the other counterparts, delay stage ring voltage‐controlled oscillators (VCOs) have been in the limelight of microelectronics scientists. However, few efforts have focused on representing high‐performance delay stage ring VCOs in the deep nanometric regime. In this regard, by virtue of outstanding electrical properties of carbon nanotube wrap‐gate transistors, this work aims to propose a carbon nanotube field‐effect transistor (CNTFET)–based delay stage ring VCO. After performing rigorous simulations, the proposed ring VCO which has been designed by 10‐nm gate‐all‐around (GAA) CNTFET technology shows suitable electrical performance metrics. The simulation results demonstrate that the proposed GAA‐CNTFET‐based ring VCO consumes 85.176 μW at with a 6.12‐ to 10.42‐GHz frequency tuning range. At the worst‐case noise conditions, the proposed design presents ‐90.747 dBc/Hz phase noise at 1 MHz offset frequency. With occupying 1.414 μm2 physical area, the proposed VCO is appropriate for the ultracompact nanoscale radio frequency apparatus. Our simulation results accentuate that with further improvements and commercializing the fabrication techniques for CNTFET transistors, the proposed GAA‐CNTFET‐based VCO can be considered as a potential candidate for X‐band satellite communication applications.

show abstract