Lightweight High‐Throughput TRNG Based on Single‐Node Boolean Chaotic Structure

Abstract

With the rise of the Internet and electronic devices, the security of network information is gaining attention, and the true random number generator (TRNG) is playing an increasingly crucial role in information security. TRNG, based on Boolean chaotic entropy source, has drawn significant interest due to its uncomplicated circuit design and minimal hardware resource usage. However, most existing structures consist of two‐input or three‐input logic devices, forming a complex multinode, geometrically symmetric Boolean chaotic network using multiple logic devices. This network configuration results in increased complexity and reduced throughput. This study introduces an entropy source based on Boolean chaos utilizing single‐node and four‐input XOR gates, which can be easily placed and routed on Xilinx Artix‐7 FPGA. It requires only 29 LUTs and 5 DFFs without any postprocessing, achieving a throughput of up to 700 Mb/s. The output of TRNG has successfully passed various tests including the autocorrelation test, NIST SP800‐22, NIST SP800‐90B, AIS‐31, and TESTU01 tests with favorable results. Furthermore, by applying a three‐stage XOR chain postprocessing on Xilinx Spartan‐6 FPGA and Xilinx Virtex‐6 FPGA, it has passed the NIST SP800‐22 and NIST SP800‐90B tests at 300 Mb/s. The structure was also tested using Xilinx Virtex‐6 FPGA under different temperature and voltage conditions, passing the NIST SP800‐90B IID test.