Lightweight implementation of the POSIX threads API for an on-chip MIPS multiprocessor with VCI interconnect

Pétrot, Frédéric; Gomez, Pascal

doi:10.1109/date.2003.1253805

Cited by 28 publications

(9 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…For the libc and operating systems functionalities, we used a lightweight operating system called Mutek [29]. It is Posix threads capable, but for the sack of predictability, all benchmarks are mono-threaded.…”

Section: The Dedicated Platformmentioning

confidence: 99%

Survey and Benchmark of Stream Ciphers for Wireless Sensor Networks

Fournel

Minier

Ubéda

2007

Information Security Theory and Practices. Smart Cards, Mobile and Ubiquitous Computing Systems

View full text Add to dashboard Cite

Abstract. For security applications in wireless sensor networks (WSNs), choosing best algorithms in terms of energy-efficiency and of small-storage requirements is a real challenge because the sensor networks must be autonomous. In [22], the authors have benchmarked on a dedicated platform some block-ciphers using several modes of operations and have deduced the best block cipher to use in the context of WSNs.This article proposes to study on a dedicated platform of sensors some stream ciphers. First, we sum-up the security provided by the chosen stream ciphers (especially the ones dedicated to software uses recently proposed in the European Project Ecrypt, workpackage eStream [27]) and presents some implementation tests performed on the platform [16].

show abstract

Section: The Dedicated Platformmentioning

confidence: 99%

Survey and Benchmark of Stream Ciphers for Wireless Sensor Networks

Fournel

Minier

Ubéda

2007

Information Security Theory and Practices. Smart Cards, Mobile and Ubiquitous Computing Systems

View full text Add to dashboard Cite

show abstract

“…Hence to be usable, SocLib must be associated to such an operating system compatible with the compiler used. We are currently using Mutek [13] which provides a very light implementation of Posix threads api. MMAlpha [3] is a toolbox for designing regular parallel architectures (systolic like) from recurrence equation specifications expressed in the Alpha language.…”

Section: Soclib and Mmalphamentioning

confidence: 99%

Cycle Accurate Simulation Model Generation for SoC Prototyping

Fraboulet¹,

Risset

Scherrer

2004

Lecture Notes in Computer Science

View full text Add to dashboard Cite

We present new results concerning the integration of high level designed ips into a complete System on Chip. We first introduce a new computation model that can be used for cycle accurate simulation of register transfer level synthesized hardware. Then we provide simulation of a SoC integrating a data-flow ip synthesized with MMAlpha and the SocLib cycle accurate simulation environment. This integration also validates an efficient generic interface mechanism for data-flow ips.

show abstract

“…An obvious argument for on-chip multiprocessing has been cyclecount performance. For example, Petrot proposes a pthreadbased programming model for an on-chip MIPS multiprocessor [13]. Forsell describes the parallel random-access machine (PRAM), as a class of multi-threaded shared-memory architectures.…”

Section: Related Workmentioning

confidence: 99%

Cooperative multithreading on embedded multiprocessor architectures enables energy-scalable design

Schaumont¹,

Lai²,

Wei³

et al. 2005

Proceedings. 42nd Design Automation Conference, 2005.

View full text Add to dashboard Cite

We propose an embedded multiprocessor architecture and its associated thread-based programming model. Using a cycle-true simulation model of this architecture, we are able to estimate energy savings for a threaded C program. The savings are obtained by voltage-and frequency-scaling of the individual processors. We port a fingerprint minutiae detection application onto this architecture, and show the resulting performance on single-, dual-, and quad-processor configurations. The energy-scaled quadprocessor version results in a 77 % energy reduction over the single-processor non-scaled implementation, at only a 2.2 % degradation in cycle count.

show abstract

Lightweight implementation of the POSIX threads API for an on-chip MIPS multiprocessor with VCI interconnect

Cited by 28 publications

References 9 publications

Survey and Benchmark of Stream Ciphers for Wireless Sensor Networks

Survey and Benchmark of Stream Ciphers for Wireless Sensor Networks

Cycle Accurate Simulation Model Generation for SoC Prototyping

Cooperative multithreading on embedded multiprocessor architectures enables energy-scalable design

Contact Info

Product

Resources

About