2014 International Symposium on System-on-Chip (SoC) 2014
DOI: 10.1109/issoc.2014.6972437
|View full text |Cite
|
Sign up to set email alerts
|

Limits of gate-level power estimation considering real delay effects and glitches

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
references
References 4 publications
0
0
0
Order By: Relevance