Low Powered Self-Testable ALU

Abstract

The Arithmetic and Logic Unit(ALU) is a Significant Segment of a CPU as it does all the arithmetic and logical operations and computations required by all the processes running inside the CPU. Being such an important part inside the processor, It requires more power and thus it would be efficient and feasible if it can run on low power and also can test for any faults in the circuit itself. This paper completely focuses on building a Low Powered ALU with the implementation of Built-In Self-Test(BIST) mechanism for efficient arithmetic and logical operations. In the design, power-efficient circuits such as Wallace Tree Multiplier and Carry Look-Ahead Adder is being used. The created design is synthesized and simulated on the Xilinx Vivado software tool and implemented on Digilent Xilinx Basys 3 Artix-7 (XC7A35T-1CPG236C) Field Programmable Gate Array (FPGA). The overall power consumption of the design is 75mW and the ALU has self-testability function.