“…To generate a matched layout of the transistors in a current mirror or a differential pair, all the previous works [13,14,16,18,19,26,27,28] simply followed the general common-centroid rules, including coincidence, symmetry, dispersion, and compactness [6]. None of them considered the impact of gate misalignment arising from the FinFET technology.…”