2010
DOI: 10.1109/led.2010.2042924
|View full text |Cite
|
Sign up to set email alerts
|

Nanoscale p-MOS Thin-Film Transistor With TiN Gate Electrode Fabricated by Low-Temperature Microwave Dopant Activation

Abstract: In this letter, nanoscale p-MOS TFTs with a TiN gate electrode were realized using a novel microwave (MW) dopant-activation technique. We compared both low-temperature MW annealing and rapid thermal annealing. We successfully activated the source/drain region and suppressed the short-channel effects using low-temperature MW annealing. This technique is promising from the viewpoint of realizing high-performance and low-cost upper layer nanoscale transistors required for low-temperature 3-D integrated circuit fa… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
6
0

Year Published

2011
2011
2023
2023

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 13 publications
(6 citation statements)
references
References 9 publications
0
6
0
Order By: Relevance
“…A 4.5 nm NiSi film with very few NiSi 2 nano-islands, sample C, could be achieved by using setup 1 chamber with lower microwave power, 540 W, for the first step MWA. The maximum temperature on the process wafer surface is 233 • C. Figures 2a ∼ 2e show the [1][2][3][4][5][6][7][8][9][10] Si substrate cross-sectional HRTEM images of thin silicide layers. Figure 2a shows a typical thin silicide layer with partial crystalline and unreacted Ni (on top) was formed by the first step MWA of sample B.…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…A 4.5 nm NiSi film with very few NiSi 2 nano-islands, sample C, could be achieved by using setup 1 chamber with lower microwave power, 540 W, for the first step MWA. The maximum temperature on the process wafer surface is 233 • C. Figures 2a ∼ 2e show the [1][2][3][4][5][6][7][8][9][10] Si substrate cross-sectional HRTEM images of thin silicide layers. Figure 2a shows a typical thin silicide layer with partial crystalline and unreacted Ni (on top) was formed by the first step MWA of sample B.…”
Section: Resultsmentioning
confidence: 99%
“…16 As the silicide thickness is pushed to below 10 nm after RTA or MWA process, in experience, it is easy to form nano structures with NiSi 2 phases in the silicide layer. [17][18][19] Figure 3 shows the [1][2][3][4][5][6][7][8][9][10] Si substrate high-resolution HAADF image of the 4.5 nm NiSi sample, with the brightest contrast signifying NiSi (green inset, Fig. 3) and the bright one in the right inset directing to NiSi 2 (red inset, Fig.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…[6][7][8][9][10][11] Microwave annealing, MWA, has shown the ability to re-grow amorphized damage layers and achieve high dopant activation levels while suppressing dopant diffusion for implanted dopants. [12][13][14][15][16][17] The present work investigates the use of "cluster ion" C and (single ion) P implants and MWA to achieve high C sub,eff and strain levels while at the same time activating P and restraining dopant diffusion. The stability of C sub,eff and P activation during subsequent RTA anneals is also studied.…”
mentioning
confidence: 99%
“…9,10 Therefore, the devices with MWA can reduce the impacts of punch-through, DIBL to obtain nano-scaled transistors with good short channel control. 11 In addition, this technique appears to be a promising replacement for RTA for the semiconductor industry. In this study, TFTs on the amorphous-Si films were fabricated using MWA.…”
mentioning
confidence: 99%