NoCGuard: A Reliable Network-on-Chip Router Architecture

Shafique, Muhammad; Baloch, Naveed Khan; Baig, Muhammad Iram; Hussain, Fawad; Zikria, Yousaf Bin; Kim, Sung Won

doi:10.3390/electronics9020342

Cited by 13 publications

(13 citation statements)

References 46 publications

(73 reference statements)

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Furthermore, this paper is dedicated to the analysis of communication network routes that can be adapted in microelectronics projects. In this case, the paraconsistent structure can be supported by more advanced techniques, such as those presented in [ 20 ], where the authors used a reliable network-on-chip router architecture.…”

Section: Related Workmentioning

confidence: 99%

Paraconsistent Annotated Logic Algorithms Applied in Management and Control of Communication Network Routes

Filho

Abe

Marreiro

et al. 2021

Sensors

View full text Add to dashboard Cite

This paper presents a computational method based on non-classical logic dedicated to routing management and information stream control in communication networks. Paraconsistent logic (PL) was used to create an algorithmic structure whose main property is to accept contradiction. Moreover, a computational structure, the denominated paraconsistent data analyzer (PDAPAL2v), was constructed to perform routing management in communication networks. Direct comparisons of PDAPAL2v with a classical logic system that simulates routing conditions were made in the laboratory. In the conventional system, the paraconsistent algorithms were considered as binary logic gates, and in the tests, the same adjustment limits of PDAPAL2v were applied. Using a database with controlled insertion of noise, we obtained an efficacy of 97% in the detection of deteriorated packets with PDAPAL2v and 72% with the conventional simulation system. Functional tests were carried out, showing that PDAPAL2v is able to assess the conditions and degradation of links and perform the analysis and correlation of various inputs and variables, even if the signals have contradictory values. From practical tests in the laboratory, the proposed method represents a new way of managing and controlling communication network routes with good performance.

show abstract

Section: Related Workmentioning

confidence: 99%

Paraconsistent Annotated Logic Algorithms Applied in Management and Control of Communication Network Routes

Filho

Abe

Marreiro

et al. 2021

Sensors

View full text Add to dashboard Cite

show abstract

“…The XBAR unit employs multiple secondary bypass paths. Additionally, the NoCGuard router was proposed in [ 29 ]. It also tolerates permanent faults in all the pipeline stages.…”

Section: Related Workmentioning

confidence: 99%

Fault-Tolerant Network-On-Chip Router Architecture Design for Heterogeneous Computing Systems in the Context of Internet of Things

Rashid

Baloch

Shafique

et al. 2020

Sensors

Self Cite

View full text Add to dashboard Cite

Network-on-chip (NoC) architectures have become a popular communication platform for heterogeneous computing systems owing to their scalability and high performance. Aggressive technology scaling makes these architectures prone to both permanent and transient faults. This study focuses on the tolerance of a NoC router to permanent faults. A permanent fault in a NoC router severely impacts the performance of the entire network. Thus, it is necessary to incorporate component-level protection techniques in a router. In the proposed scheme, the input port utilizes a bypass path, virtual channel (VC) queuing, and VC closing strategies. Moreover, the routing computation stage utilizes spatial redundancy and double routing strategies, and the VC allocation stage utilizes spatial redundancy. The switch allocation stage utilizes run-time arbiter selection. The crossbar stage utilizes a triple bypass bus. The proposed router is highly fault-tolerant compared with the existing state-of-the-art fault-tolerant routers. The reliability of the proposed router is 7.98 times higher than that of the unprotected baseline router in terms of the mean-time-to-failure metric. The silicon protection factor metric is used to calculate the protection ability of the proposed router. Consequently, it is confirmed that the proposed router has a greater protection ability than the conventional fault-tolerant routers.

show abstract

“…NocGuard [20] utilized the double routing strategy for RC, run time arbiter selection for VA, default winning strategies for the SA, and bypass path approaches for the XB stage. This work is designed to provide the protection techniques to only the pipeline stages to achieve higher reliability as compared to existing architectures.…”

Section: Related Workmentioning

confidence: 99%

Savior: A Reliable Fault Resilient Router Architecture for Network-on-Chip

et al. 2020

Self Cite

View full text Add to dashboard Cite

The router plays an important role in communication among different processing cores in on-chip networks. Technology scaling on one hand has enabled the designers to integrate multiple processing components on a single chip; on the other hand, it becomes the reason for faults. A generic router consists of the buffers and pipeline stages. A single fault may result in an undesirable situation of degraded performance or a whole chip may stop working. Therefore, it is necessary to provide permanent fault tolerance to all the components of the router. In this paper, we propose a mechanism that can tolerate permanent faults that occur in the router. We exploit the fault-tolerant techniques of resource sharing and paring between components for the input port unit and routing computation (RC) unit, the resource borrowing for virtual channel allocator (VA) and multiple paths for switch allocator (SA) and crossbar (XB). The experimental results and analysis show that the proposed mechanism enhances the reliability of the router architecture towards permanent faults at the cost of 29% area overhead. The proposed router architecture achieves the highest Silicon Protection Factor (SPF) metric, which is 24.8 as compared to the state-of-the-art fault-tolerant architectures. It incurs an increase in latency for SPLASH2 and PARSEC benchmark traffics, which is minimal as compared to the baseline router.

show abstract

NoCGuard: A Reliable Network-on-Chip Router Architecture

Cited by 13 publications

References 46 publications

Paraconsistent Annotated Logic Algorithms Applied in Management and Control of Communication Network Routes

Paraconsistent Annotated Logic Algorithms Applied in Management and Control of Communication Network Routes

Fault-Tolerant Network-On-Chip Router Architecture Design for Heterogeneous Computing Systems in the Context of Internet of Things

Savior: A Reliable Fault Resilient Router Architecture for Network-on-Chip

Contact Info

Product

Resources

About