Nondestructive Multilevel Interconnect Parameter Characterization For High-performance Manufacturable VLSI Technologies

Abstract

One of the challenges in VLSI fabrication is to design submicron multilevel metals with high yield. This paper describes a concurrent engineering methodology that provides semiconductor engineers and VLSI circuit designers with an efficient test, modeling,