2006 IEEE North-East Workshop on Circuits and Systems 2006
DOI: 10.1109/newcas.2006.250936
|View full text |Cite
|
Sign up to set email alerts
|

On Power-Constrained System-On-Chip Test Scheduling Using Precedence Relationships

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2020
2020

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 15 publications
0
1
0
Order By: Relevance
“…The simulation is done on MATLAB 14 and LPSOLVE. Comparison of the proposed algorithm with a reference method [19][20][21][22][23][24][25][26] is shown in Table 3 with SoC d695, g1023, p22810, and p93791. Table 3 shows the simulation results for sessionbased test scheduling.…”
Section: Results Discussionmentioning
confidence: 99%
“…The simulation is done on MATLAB 14 and LPSOLVE. Comparison of the proposed algorithm with a reference method [19][20][21][22][23][24][25][26] is shown in Table 3 with SoC d695, g1023, p22810, and p93791. Table 3 shows the simulation results for sessionbased test scheduling.…”
Section: Results Discussionmentioning
confidence: 99%