Proceedings of the 2014 IEEE Emerging Technology and Factory Automation (ETFA) 2014
DOI: 10.1109/etfa.2014.7005334
|View full text |Cite
|
Sign up to set email alerts
|

Ontology for computer-aided fault tree synthesis

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2023
2023

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…The development process is supported by tools that facilitate fault tree diagram generation. Semi-automatic building is based on translating a model written in SysML [92], UML [93], AADL [94] or is generated from a defined set of components, function tables and transition tables [95,96].…”
Section: Fault Tree Analysismentioning
confidence: 99%
“…The development process is supported by tools that facilitate fault tree diagram generation. Semi-automatic building is based on translating a model written in SysML [92], UML [93], AADL [94] or is generated from a defined set of components, function tables and transition tables [95,96].…”
Section: Fault Tree Analysismentioning
confidence: 99%