“…Reference 8 described a 160 Gbit/s I/O buffer ATM switching system with twice the internal line speed. However, because a large-scale switch is constructed from many switch LSIs, bottlenecks in the number of pins of the switch LSIs and limitations on the interconnections between the LSIs arise because of the faster speed of the internal line speed [9,10].…”