2013
DOI: 10.1007/s10470-013-0130-y
|View full text |Cite
|
Sign up to set email alerts
|

Oversampled multi-phase time-domain bit-error rate processing for transmitter testing

Abstract: High speed serial interfaces (HSSI) are continually pushed toward operating at higher speed to meet the demand for higher bandwidth. As a result, the timing constraints for HSSI devices get tighter. Consequently, HSSI devices experience issues such as timing jitter and bit-errors. This thesis investigates techniques to speed up bit-error rate (BER) and jitter testing of HSSI devices.This work proposes an oversampling-based transmitter test scheme that accelerates transmitter jitter as well as eye diagram testi… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 24 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?