PARC4: High performance implementation of RC4 cryptographic algorithm using parallelism

Handa, Disha; Kapoor, Bhanu

doi:10.1109/icroit.2014.6798339

Cited by 5 publications

(2 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, when RC4 is implemented on hardware, its throughput is significantly lower than the corresponding throughput of hardware‐implemented block ciphers such as advanced encryption standard (AES), 11 data encryption standard (DES), 9 and SM4 4 . Moreover, the latency of RC4 is pretty high 19,20 . because RC4 requires 256 swap operations and 512 additions to initialize its 256‐byte S‐box before generating secret key streams.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A high‐speed and low‐latency hardware implementation of RC4 cryptographic algorithm

Sun,

Liu,

Cheng

et al. 2023

Circuit Theory & Apps

View full text Add to dashboard Cite

In this letter, a high‐speed and low‐latency Ron Rivest‐4 (RC4) encryption algorithm is designed based on SMIC 14 nm process. Since the key issue of limiting the throughput of RC4 encryption algorithm is the swapping operation of S‐box, this proposed design is capable of achieving four swapping operations of S‐box within a clock cycle by utilizing fully combinational logic designs and advanced computations. All 256 swapping operations of key scheduling algorithm (KSA) can be done in 64 clock cycles. Moreover, the novel design greatly improves the encryption efficiency of RC4 since each clock cycle offers 4 bytes of key stream. The whole area can be further optimized by reusing the existing modules, and a lightweight countermeasure is embedded into the RC4 design to break the correlation between the processed data and power dissipation against differential power analysis (DPA) attacks. Finally, the whole design is assessed by the SMIC 14 nm process design kits (PDK). The corresponding clock frequency, throughput, area, and latency, respectively, are achieved as 1 GHz, 32 Gbps, 51,596 m2, and 74 clock cycles.

show abstract

Section: Introductionmentioning

confidence: 99%

“…4 Moreover, the latency of RC4 is pretty high. 19,20 because RC4 requires 256 swap operations and 512 additions to initialize its 256-byte S-box before generating secret key streams.…”

mentioning

confidence: 99%