Performance analysis of multiple input single layer neural network hardware chip

Goel, Akash; Goel, Amit; Kumar, Adesh

doi:10.1007/s11042-023-14627-3

Cited by 5 publications

(1 citation statement)

References 59 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Alternatively, high-performance and low-power consumption hardware simulation provide valuable tools for electrophysiological applications such as in the medical and educational fields, considering their advantages of extremely fast and parallel mode execution, low power usage, reconfigurable, development ease, and low cost. One way to achieve a reduction in power consumption and size is by implementing the design using Very Large-Scale Integration (VLSI) technology [17]. For example, hardware tools that can be used for electrophysiological applications are Digital Signal Processing (DSPs), Field Programmable Gate Arrays (FPGAs), Graphical Processing Unit (GPU) and Application Specific Integrated Circuits (ASICs) [18].…”

Section: Introductionmentioning

confidence: 99%

A Reconfigurable Hardware Realization for Real-Time Simulation of Cardiac Excitation and Conduction

Mahmud,

Adon,

Othman

et al. 2024

IJIE

View full text Add to dashboard Cite

Dynamic simulation of complex cardiac excitation and conduction requires high computational time. Thus, the hardware techniques that can run in real-time simulation were introduced. However, according to existing studies, the hardware simulation requires high power consumption and involves a large size of the physical parts. Due to the drawbacks, this research presents the adaptation of nonlinear Ordinary Differential Equation (ODE)-based cardiac excitable models of Luo-Rudy Phase I (LR-I) and FitzHugh-Nagumo (FHN) in a reconfigurable hardware of field-programmable gate array (FPGA). FPGA rapid prototyping using MATLAB Hardware Description Language (HDL) Coder was used to convert a fixed-point MATLAB Simulink blocks design of the cardiac models into a synthesizable VHSIC Hardware Description Language (VHDL) code and verified using the FPGA-In-the Loop (FIL) Co-simulator. The Xilinx FPGA Virtex-6 XC6VLX240T ML605 evaluation board was chosen as the FPGA platform. The cardiac excitation response characteristics using the LR-I model and the simulations of reentrant initiation and annihilation using the FHN model were verified in Virtex-6 FPGA. This means a new real-time simulation-based analysis technique of cardiac electrical excitation and conduction wassuccessfully developed using the reconfigurable hardware.

show abstract

Section: Introductionmentioning

confidence: 99%