Performance Analysis of XOR-Inverter based Ring Oscillator PUF for Hardware Security

Hazari, Noor Ahmad; Alsulami, Faris; Oun, Ahmed; Niamat, Mohammed

doi:10.1109/naecon46414.2019.9058002

Cited by 6 publications

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…A lot of research has been conducted on PUFs, which use existing functional blocks on the silicon chip. The most common examples are: static random-access memory (SRAM) [2,3,4], ring oscillators [5,6,7], and arbiter PUFs [8,9,10]. However, not all fabricated silicon chips have these functional blocks in their layout.…”

Section: Introductionmentioning

confidence: 99%

Fabrication and Characterization of 2-Bit per Capacitor as Functional Structures for Physical Unclonable Function Circuits

Biba

Boche

Gossner

et al. 2022

IEEE J. Electron Devices Soc.

View full text Add to dashboard Cite

Currently, security issues for semiconductor chips are counterfeiting and night shift problems. These factors might lead to insecure supply chains in the automotive industry. This can be avoided by using coating Physical Unclonable Functions (PUFs). The coating can be applied to every semiconductor chip in order to create a unique fingerprint. In this work, a 2-bit key per capacitor for Physical Unclonable Functions is presented for the first time. For this reason, 49 chips on a wafer with 195 metal oxide semiconductor (MOS) capacitors were fabricated. A large and random fluctuation of the capacitances was achieved by using a self-developed layer, which consisted of aluminum particles and spin-on glass. Due to the random variation in size and change in distribution of the particles, the fluctuation of capacitance varied from chip to chip and from wafer to wafer. The achieved large range in capacitance was used to create a 390-bit string out of 195 capacitors. Although the length of the bit string was doubled, the area of the structure remained constant. This led to a more secure PUF with a low error rate of 0.21 % and an inter-chip Hamming distance (HDinter) of 49 %.

show abstract