Performance Evaluation of Optimum Number of Stages for ADPLL Ring Oscillator

Ishak, Syaza Norfilsha; Faseehuddin, Mohammad; Sampe, Jahariah; Nayan, Nazrul Anuar; Yunus, Noor Hidayah Mohd

doi:10.1109/i2cacis57635.2023.10193135

2023 IEEE International Conference on Automatic Control and Intelligent Systems (I2CACIS) 2023

DOI: 10.1109/i2cacis57635.2023.10193135

|View full text |Cite

Performance Evaluation of Optimum Number of Stages for ADPLL Ring Oscillator

Syaza Norfilsha Ishak,

Mohammad Faseehuddin,

Jahariah Sampe

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Other1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Design of Low Voltage & Power Digital Delay Locked Loop in 65nm CMOS Technology

Nisar,

Ahmad,

Bhatti

et al. 2024

2024 International Conference on Applied Electronics (AE)

View full text Add to dashboard Cite

Design of Low Voltage & Power Digital Delay Locked Loop in 65nm CMOS Technology

Nisar,

Ahmad,

Bhatti

et al. 2024

2024 International Conference on Applied Electronics (AE)

View full text Add to dashboard Cite

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Performance Evaluation of Optimum Number of Stages for ADPLL Ring Oscillator

Cited by 1 publication

References 12 publications

Design of Low Voltage & Power Digital Delay Locked Loop in 65nm CMOS Technology

Design of Low Voltage & Power Digital Delay Locked Loop in 65nm CMOS Technology

Contact Info

Product

Resources

About