Performance evaluation of the time delay digital tanlock loop architectures

Abstract

Performance evaluation of the time delay digital tanlock loop architecturesThis paper presents the architectures, theoretical analyses and testing results of modified time delay digital tanlock loops (TDTLs) systems. The modifications to the original TDTL architecture were introduced to overcome some of the limitations of the original TDTL and to enhance the overall performance of the particular systems. The limitations addressed in this paper include the nonlinearity of the phase detector, the restricted width of the locking range, and the overall system acquisition speed. Each of the modified architectures was tested through subjecting the system to sudden positive and negative frequency steps and comparing its response with that of the original TDTL. In addition, the performance of all the architectures was evaluated under noise-free as well as noisy environments.The extensive simulation results using MATLAB/SIMULINK demonstrate that the new architectures overcome the limitations they addressed and the overall results confirmed significant improvements in performance compared to the conventional TDTL system.