Performance verification and latency time evaluation of hardware image processing module for appearance inspection systems using FPGA

Abstract

† Mr. Shimazaki was responsible for system development, data evaluation, and manuscript proofreading for this study. R. Namal contributed to system evaluation and manuscript proofreading for this study. D. Tuan Linh made contributions throughout the work.