HPSR. 2005 Workshop on High Performance Switching and Routing, 2005.
DOI: 10.1109/hpsr.2005.1503206
|View full text |Cite
|
Sign up to set email alerts
|

Pipelined architecture for fast IP lookup

Abstract: Abstrucf-EP lookup is a key step in IP processing and many algorithms have been proposed The challenges are speed, fast table updates, cost and power consumption. In this paper, we propose a RAM-based architecture for i P lookup. The design requirements are the following: one memory access per lookup, reasonable amount of memory requirement, and fast table updates. We show the design and its performance in the paper.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 9 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?