2017
DOI: 10.1109/tcsi.2017.2728802
|View full text |Cite
|
Sign up to set email alerts
|

Power-Efficient Sum of Absolute Differences Hardware Architecture Using Adder Compressors for Integer Motion Estimation Design

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

1
22
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
4
2

Relationship

1
5

Authors

Journals

citations
Cited by 65 publications
(23 citation statements)
references
References 51 publications
1
22
0
Order By: Relevance
“…In this section, we review four well-established adder compressors, namely the 3-2, 4-2, 5-2 and 7-2 [10]. The current state-of-the-art hierarchical 8-2 adder compressors [6] use these compressors as building blocks.…”
Section: Adder Compressors Overviewmentioning
confidence: 99%
See 4 more Smart Citations
“…In this section, we review four well-established adder compressors, namely the 3-2, 4-2, 5-2 and 7-2 [10]. The current state-of-the-art hierarchical 8-2 adder compressors [6] use these compressors as building blocks.…”
Section: Adder Compressors Overviewmentioning
confidence: 99%
“…These four architectures were thoroughly explored in the context of video encoding in works [11], [12] and also [6].…”
Section: B 8-2 Hierarchical Adder Compressormentioning
confidence: 99%
See 3 more Smart Citations