2006
DOI: 10.1007/11686699_64
|View full text |Cite
|
Sign up to set email alerts
|

Reduce SW/HW Migration Efforts by a RTOS in Multi-FPGA Systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 10 publications
0
2
0
Order By: Relevance
“…Accordingly, the utilization of hardware threads is seriously degraded. Another example is the SHUM-μC/OS project proposed by Zhou et al [11]. Zhou et al modified the μC/OS-II RTOS and defined their hardware thread model.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…Accordingly, the utilization of hardware threads is seriously degraded. Another example is the SHUM-μC/OS project proposed by Zhou et al [11]. Zhou et al modified the μC/OS-II RTOS and defined their hardware thread model.…”
Section: Related Workmentioning
confidence: 99%
“…The acceleration granularity employed in the second category focuses on the task level [2,11]. In this task-level acceleration approach, tasks can be either software-coded or implemented as hardware units.…”
Section: Introductionmentioning
confidence: 99%