Reducing the system standby power of a personal computer

Abstract

Most previous low-power personal computer designs have been either focused on power efficiency improvement or on software power management in the working states. This research aims to reduce the total standby power amount in the off state. The authors accomplish the goal of reducing the power consumption by a wake-up device which is replaced by a chip with a still lower consumption. The authors redesign the power circuit and cut off the power supply for the unnecessary chips, with the exception of the power needed for the specific chip used to wake up the system. The authors also turn off the power supply of the original power controller chip which is used to control the system's power status. In addition, the authors use another low-power chip instead of the original one and redesign the power sequence of the system in order to maintain the system's power state while the system's power status controller is turned off. Finally, as the authors use this low-power chip to manage the standby power source separately by means of the remote wake-up devices, the authors reduce further the standby power consumption to 4.4 mW in the power-off state by use of the various wake-up methods. The total result is an improvement of approximately 99.3%.

Emerging Zero-Standby Solutions for Miscellaneous Electric Loads and the Internet of Things

“…The device can also employ additional energy harvesting and storage to cover standby mode. Finally, the device's tasks can be modularized and selectively deactivated based on the operation mode [66][67][68].…”

Simple MOSFET gating delay scheme for SMPS start‐up in the standby power reduction circuit

“…So, the additional power consumption cannot be ignored. Microwave and personal computer (PC) can be optimised to reduce the standby power consumption [13][14][15].…”