Revisiting Residue Codes for Modern Memories

Manzhosov, Evgeny; Hastings, Adam; Pancholi, Meghna; Piersma, Ryan; Ziad, Mohamed Tarek Ibn; Sethumadhavan, Simha

doi:10.1109/micro56248.2022.00020

Cited by 7 publications

(1 citation statement)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Several works [115,119,127,197] propose integrity check mechanisms to detect and correct bitflips that may have been induced by RowHammer. Unfortunately, it is either not possible, very difficult, or prohibitively expensive to correct all possible RowHammer bitflips using these mechanisms.…”

Section: Integrity-based Mitigation Mechanismsmentioning

confidence: 99%

An Experimental Analysis of RowHammer in HBM2 DRAM Chips

Olgun,

Osseiran,

Yağlıkçı

et al. 2023

2023 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks - Supplemental Volume (DSN-S)

View full text Add to dashboard Cite

We introduce ABACuS, a new low-cost hardware-counterbased RowHammer mitigation technique that performance-, energy-, and area-efficiently scales with worsening RowHammer vulnerability. We observe that both benign workloads and RowHammer attacks tend to access DRAM rows with the same row address in multiple DRAM banks at around the same time. Based on this observation, ABACuS's key idea is to use a single shared row activation counter to track activations to the rows with the same row address in all DRAM banks. Unlike stateof-the-art RowHammer mitigation mechanisms that implement a separate row activation counter for each DRAM bank, ABA-CuS implements fewer counters (e.g., only one) to track an equal number of aggressor rows.Our comprehensive evaluations show that ABACuS securely prevents RowHammer bitflips at low performance/energy overhead and low area cost. We compare ABACuS to four state-ofthe-art mitigation mechanisms. At a near-future RowHammer threshold of 1000, ABACuS incurs only 0.58% (0.77%) performance and 1.66% (2.12%) DRAM energy overheads, averaged across 62 single-core (8-core) workloads, requiring only 9.47 KiB of storage per DRAM rank. At the RowHammer threshold of 1000, the best prior low-area-cost mitigation mechanism incurs 1.80% higher average performance overhead than ABACuS, while ABACuS requires 2.50× smaller chip area to implement. At a future RowHammer threshold of 125, ABACuS performs very similarly to (within 0.38% of the performance of) the best prior performance-and energy-efficient RowHammer mitigation mechanism while requiring 22.72× smaller chip area. We also show that ABACuS's performance scales well with the number of DRAM banks. At the RowHammer threshold of 125, ABA-CuS incurs 1.58%, 1.50%, and 2.60% performance overheads for 16-, 32-, and 64-bank systems across all 62 single-core workloads, respectively. ABACuS is freely and openly available at https://github.com/CMU-SAFARI/ABACuS.

show abstract

Section: Integrity-based Mitigation Mechanismsmentioning

confidence: 99%