RL4ReAl: Reinforcement Learning for Register Allocation

VenkataKeerthy, S.; Jain, Siddharth; Aggarwal, Rohit; Cohen, Albert; Upadrasta, Ramakrishna

doi:10.1145/3578360.3580273

Proceedings of the 32nd ACM SIGPLAN International Conference on Compiler Construction 2023

DOI: 10.1145/3578360.3580273

|View full text |Cite

RL4ReAl: Reinforcement Learning for Register Allocation

S. VenkataKeerthy¹,

Siddharth Jain²,

Rohit Aggarwal³

et al.

Help me understand this report

View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Other3

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

References 35 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Two-Step Register Allocation for Implementing Single-Path Code

Maroun,

Schoeberl,

Puschner

2024

2024 IEEE 27th International Symposium on Real-Time Distributed Computing (ISORC)

View full text Add to dashboard Cite

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

RL4ReAl: Reinforcement Learning for Register Allocation

Cited by 3 publications

References 35 publications

Two-Step Register Allocation for Implementing Single-Path Code

Two-Step Register Allocation for Implementing Single-Path Code

Reinforcement Learning assisted Loop Distribution for Locality and Vectorization

The Next 700 ML-Enabled Compiler Optimizations

Contact Info

Product

Resources

About