Scalable parity architecture with a shuttling-based spin qubit processor

Ginzel, Florian; Fellner, Michael; Ertler, Christian; Schreiber, Lars R.; Bluhm, Hendrik; Lechner, Wolfgang

doi:10.1103/physrevb.110.075302

Phys. Rev. B

2024

DOI: 10.1103/physrevb.110.075302

|View full text |Cite

Scalable parity architecture with a shuttling-based spin qubit processor

Florian Ginzel,

Michael Fellner,

Christian Ertler

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 71 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

The SpinBus architecture for scaling spin qubits with electron shuttling

Künne,

Willmes,

Oberländer

et al. 2024

Nat Commun

View full text Add to dashboard Cite

Quantum processor architectures must enable scaling to large qubit numbers while providing two-dimensional qubit connectivity and exquisite operation fidelities. For microwave-controlled semiconductor spin qubits, dense arrays have made considerable progress, but are still limited in size by wiring fan-out and exhibit significant crosstalk between qubits. To overcome these limitations, we introduce the SpinBus architecture, which uses electron shuttling to connect qubits and features low operating frequencies and enhanced qubit coherence. Device simulations for all relevant operations in the Si/SiGe platform validate the feasibility with established semiconductor patterning technology and operation fidelities exceeding 99.9%. Control using room temperature instruments can plausibly support at least 144 qubits, but much larger numbers are conceivable with cryogenic control circuits. Building on the theoretical feasibility of high-fidelity spin-coherent electron shuttling as key enabling factor, the SpinBus architecture may be the basis for a spin-based quantum processor that meets the scalability requirements for practical quantum computing.

show abstract

The SpinBus architecture for scaling spin qubits with electron shuttling

Künne,

Willmes,

Oberländer

et al. 2024

Nat Commun

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Scalable parity architecture with a shuttling-based spin qubit processor

Cited by 1 publication

References 71 publications

The SpinBus architecture for scaling spin qubits with electron shuttling

The SpinBus architecture for scaling spin qubits with electron shuttling

Contact Info

Product

Resources

About