This paper presents 2-D numerical simulation results which allow the definition of the sensitive volume and triggering criteria of SEBs for VDMOS in classic planar-type technology. The results analysis allows for a better understanding of the SEB mechanism.