Side Channel Leakage Assessment Strategy On Attack Resistant AES Architectures

Darbar, Shabbir; Mervin, J; Selvakumar, David

doi:10.1109/vdat50263.2020.9190580

Cited by 2 publications

(1 citation statement)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Cryptography algorithms are used in data transmission, providing a secure end-to-end channel for vital information. However, side-channel attacks affect software implementations [23][24][25]. Therefore, new approaches are proposed to mitigate the vulnerabilities using in-memory computation [26] or hardware implementations [27][28][29].…”

Section: Introductionmentioning

confidence: 99%

A Unified PUF and Crypto Core Exploiting the Metastability in Latches

et al. 2022

View full text Add to dashboard Cite

Hardware acceleration of cryptography algorithms represents an emerging approach to obtain benefits in terms of speed and side-channel resistance compared to software implementations. In addition, a hardware implementation can provide the possibility of unifying the functionality with some secure primitive, for example, a true random number generator (TRNG) or a physical unclonable function (PUF). This paper presents a unified PUF-ChaCha20 in a field-programmable gate-array (FPGA) implementation. The problems and solutions of the PUF implementation are described, exploiting the metastability in latches. The Xilinx Artix-7 XC7A100TCSG324-1 FPGA implementation occupies 2416 look-up tables (LUTs) and 1026 flips-flops (FFs), reporting a 3.11% area overhead. The PUF exhibits values of 49.15%, 47.52%, and 99.25% for the average uniformity, uniqueness, and reliability, respectively. Finally, ChaCha20 reports a speed of 0.343 cycles per bit with the unified implementation.

show abstract