Simultaneous impulse stimulation and response sampling technique for built-in self test of linear analog integrated circuits

Abstract

This paper proposes a new impulse stimulation and response sampling technique for the implementation of a Built-In Self Test of linear analog integrated circuits embedded in mixed-signal systems. The testing technique is the monitoring of physical fault influences on impulse response characteristics through the use of single-point sampling method and window criterions. The implementation of BIST system realizes a controllable impulse generator, which provide two short impulses simultaneously for stimulating a Circuit-Under-Test, and sampling a transient impulse response. This proposed technique is cost-effective and relatively compact. Neither high-precision analog test stimuli with fault-free bit streams nor characterization and synchronization processes in DSP are required. Demonstrations of the BIST system for a Sallen-Key low-pass filter in a physical level using 0.18-µm CMOS technology show a low area overhead of 11.19%, and offer high catastrophic and parameter fault coverage of 98.24%.