Single-Model Single-Feedback Digital Predistortion for Concurrent Multi-Band Wireless Transmitters

Yu, Chao; Xia, Jing; Zhu, Xiao‐Wei; Zhu, Anding

doi:10.1109/tmtt.2015.2429633

Cited by 20 publications

(17 citation statements)

References 36 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The literature in this field is even more massive than in the previous sub-section, but some seminal works are, e.g., [10] [198]. More recent works specifically developed and tailored to linearizing very wideband transmitters and/or transmitters with non-contiguous transmit spectrum are, e.g., [5,4,3,21,100,102,193,104,128,191,192,29,138,139,92,33,64,190].…”

Section: Transmitter Nonlinearitiesmentioning

confidence: 99%

Signal Processing for Wireless Transceivers

Juntti

Renfors

Valkama

2013

Handbook of Signal Processing Systems

View full text Add to dashboard Cite

The data rates as well as quality of service (QoS) requirements for rich user experience in wireless communication services are continuously growing. While consuming a major portion of the energy needed by wireless devices, the wireless transceivers have a key role in guaranteeing the needed data rates with high bandwidth efficiency. The cost of wireless devices also heavily depends on the transmitter and receiver technologies. In this chapter, we concentrate on the problem of transmitting information sequences efficiently through a wireless channel and performing reception such that it can be implemented with state of the art signal processing tools. The operations of the wireless devices can be divided to RF and baseband (BB) processing. Our emphasis is to cover the BB part, including the coding, modulation, and waveform generation functions, which are mostly using the tools and techniques from digital signal processing. But we also look at the overall transceiver from the RF system point of view, covering issues like frequency translations and channelization filtering, as well as emerging techniques for mitigating the inevitable imperfections of the analog RF circuitry through advanced digital signal processing methods.

show abstract

Section: Transmitter Nonlinearitiesmentioning

confidence: 99%

Signal Processing for Wireless Transceivers

Juntti

Renfors

Valkama

2013

Handbook of Signal Processing Systems

View full text Add to dashboard Cite

show abstract

“…However, the high speed ADCs with high resolution are high‐priced and high energy consumption components and its design is also an arduous task . There have been many attempts to reduce the demand of the ADCs in the DPD system . According to Zhu in Ref , a band‐limited DPD method was proposed by inserting a bandlimited function to control the bandwidth of DPD model, as this approach needs a filter behind the PA in each band resulting in the increased algorithm complexity and power consumption, which is contrary to the requirement of the DPD in the next generation communication system.…”

Section: Introductionmentioning

confidence: 99%

“…10 There have been many attempts to reduce the demand of the ADCs in the DPD system. 7,8,[11][12][13][14] According to Zhu in Ref 13, a bandlimited DPD method was proposed by inserting a bandlimited function to control the bandwidth of DPD model, as this approach needs a filter behind the PA in each band resulting in the increased algorithm complexity and power consumption, which is contrary to the requirement of the DPD in the next generation communication system. In Ref 11,spectral extrapolation algorithm was introduced into the band-limited feedback signal, thus DPD with wideband signal can be implemented with relatively lower speed ADCs.…”

mentioning

confidence: 99%

One-bit in-phase observation for direct learning-based digital predistortion with modified frequency-domain delay estimation and alignment

Zhang

Wang

et al. 2017

Int J RF Microw Comput Aided Eng

View full text Add to dashboard Cite

This article proposes a novel digital predistortion (DPD) implementation method for RF power amplifiers. The new approach adopts only one 1‐bit comparator in the feedback path to observe the in‐phase (I) or the quadrature (Q) component of the error signal between the input and the output signals. To this end, the theoretical derivation of the in‐phase observation based on direct learning architecture (DLA) DPD is first given in this article, by combining the existing 1‐bit method and the low‐cost in‐phase observation. To facilitate the delay estimation and alignment, a modified iterative frequency‐domain delay estimation is presented, which only acquires either I or Q components of the output signal to achieve satisfied delay estimation. Experimental results show that the proposed DPD method decreased the normalized mean square error (NMSE) and the adjacent channel power ratio (ACPR) to less than −42 and −51 dB, respectively, which indicates that the proposed DPD system can achieve comparable performance as the existing DPD identification techniques with lower implementation complexity.

show abstract

“…Accordingly, methods related to improving the linearity of the power amplifier have been vigorously studied. In general, the digital pre‐distortion (DPD) method, multi‐mode, and smart biasing techniques have been widely adapted to enhance the linearity of the power amplifier . Although various such techniques have been introduced, a considerable portion of the core circuit of the power amplifier is designed using class‐A or class‐AB.…”

Section: Introductionmentioning

confidence: 99%

A linear CMOS power amplifier using class‐D to reduce the number of required inductors

Son

Yoo

Park

2016

Micro & Optical Tech Letters

View full text Add to dashboard Cite

We propose a linear class‐D amplifier for the driver stages of RF CMOS linear power amplifiers. To minimize the chip areas for the driver stages of the linear power amplifiers, we propose a technique for the class‐D amplifier to be operated as a linear amplifier. The linear gain and proper bias point for the linear operation are obtained with additional load capacitance and a feedback resistor, respectively. To verify the feasibility of the proposed linear class‐D amplifier, we designed a 1.8‐GHz CMOS linear power amplifier with a differential structure using 180‐nm RF CMOS technology. From the measured linearity and maximum average output power with a WCDMA modulated input signal, we successfully verify the linear operation of the proposed linear class‐D amplifier. © 2015 Wiley Periodicals, Inc. Microwave Opt Technol Lett 58:565–569, 2016

show abstract

Single-Model Single-Feedback Digital Predistortion for Concurrent Multi-Band Wireless Transmitters

Cited by 20 publications

References 36 publications

Signal Processing for Wireless Transceivers

Signal Processing for Wireless Transceivers

One-bit in-phase observation for direct learning-based digital predistortion with modified frequency-domain delay estimation and alignment

A linear CMOS power amplifier using class‐D to reduce the number of required inductors

Contact Info

Product

Resources

About