Synthesis for SoC architecture using VCores

Abstract

In this paper, we propose a novel architecture synthesis method for SoC using VCores. VCores are reusable and configurable high-level descriptions. An initial SoC architecture, which consists of a CPU, buses, and peripherals, is generated based on an architecture template. The hardware and software tradeoff is possible on the architecture model after assignment of software VCores or hardware VCores. The assignment is based on the results of the architecture's performance estimation. We present a prototype of the synthesis for SoC architecture using VCores and an architecture level design experiment using this prototype.

A PN-based approach to the high-level synthesis of digital systems

“…As for the other related definitions and subclasses of Petri nets (PNs), the reader is referred to [18][19][20][21][22].…”