Test strategies for a 40 Gbps framer SoC

Abstract

This paper describes DFTDFDDFM strategiesimplemented on a 4OGbps framer chip. The device is a IS,oOpin, over IOM gate SoC with multiple PLLsDLLs and 2.SGHz 10s. Some novel techniques were required to ensure quality and manufacmrability.