Power-Aware Testing and Test Strategies for Low Power Devices 2009
DOI: 10.1007/978-1-4419-0928-2_9
|View full text |Cite
|
Sign up to set email alerts
|

Test Strategies for Gated Clock Designs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2009
2009
2020
2020

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
references
References 19 publications
0
0
0
Order By: Relevance