1999
DOI: 10.1007/3-540-48158-3_28
|View full text |Cite
|
Sign up to set email alerts
|

The design for a high performance MPI implementation on the Myrinet network

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
13
0

Year Published

2000
2000
2005
2005

Publication Types

Select...
5
4
1

Relationship

0
10

Authors

Journals

citations
Cited by 31 publications
(13 citation statements)
references
References 9 publications
0
13
0
Order By: Relevance
“…The ch self and smp plug devices are parts of the SMP implementation of MPI-BIP ( [9], [16]) and won't be further discussed in this report. Network heterogeneity is hidden by the Madeleine software layer as shown by Figure 3.…”
Section: Integrating Madeleine As An Efficient Mpich Device 41 Strucmentioning
confidence: 99%
“…The ch self and smp plug devices are parts of the SMP implementation of MPI-BIP ( [9], [16]) and won't be further discussed in this report. Network heterogeneity is hidden by the Madeleine software layer as shown by Figure 3.…”
Section: Integrating Madeleine As An Efficient Mpich Device 41 Strucmentioning
confidence: 99%
“…Iancu et al [17] examine message-strip mining for a variety of contemporary networks from the combined viewpoint of performance and portability. The idea of decomposing message traffic also appears in [24,25] where it is transparently implemented inside the network layer in order to alleviate switch contention.…”
Section: Related Workmentioning
confidence: 99%
“…Every OS-bypass MPI implementation described in current literature [15,29,25,11] requires application processing to move data. These implementations typically use a two-level protocol, where short messages are sent eagerly and long messages are sent using a rendezvous protocol.…”
Section: Mpi Progressmentioning
confidence: 99%