2018 IEEE 13th Nanotechnology Materials and Devices Conference (NMDC) 2018
DOI: 10.1109/nmdc.2018.8605914
|View full text |Cite
|
Sign up to set email alerts
|

Through Silicon Via-Aware Layout Design and Power Estimation in Sub-45 Nanometer 3D CMOS IC Technologies

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2020
2020
2021
2021

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
references
References 11 publications
0
0
0
Order By: Relevance