Towards Novel Approaches in Design Automation for FPGA Power Optimization

Noguera, Juanjo; Esser, Robert; Paulsson, K.; Hübner, Michael; Becker, Jürgen

doi:10.1007/978-3-540-95948-9_42

Cited by 1 publication

(1 citation statement)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, there are opportunities for FPGA power reduction and management [Ishihara et al 2011;Noguera et al 2008]. An advantage of FPGAs is their availability in the newest silicon technologies.…”

Section: Introduction and Related Workmentioning

confidence: 99%

River

Brugger

Hillenbrand

Balzer

2014

ACM Trans. Reconfigurable Technol. Syst.

View full text Add to dashboard Cite

For high-performance embedded hard-real-time systems, ASICs and FPGAs hold advantages over generalpurpose processors and graphics accelerators (GPUs). However, developing signal processing architectures from scratch requires significant resources. Our design methodology is based on sets of configurable building blocks that provide storage, dataflow, computation, and control. Based on our building blocks, we generate hundreds of thousands of our dynamic streaming engine processors that we call DSEs. We store our DSEs in a repository that can be queried for (online) design space exploration. From this repository, DSEs can be downloaded and instantiated within milliseconds on FPGAs. If a loss of flexibility can be tolerated then ASIC implementations are feasible as well. In this article we focus on FPGA implementations. Our DSEs vary in cores, computational lanes, bitwidths, power consumption, and frequency. To the best of our knowledge we are the first to propose online design space exploration based on repositories of precompiled cores that are assembled of common building blocks. For demonstration purposes we map algorithms for image processing and financial mathematics to DSEs and compare the performance to existing highly optimized signal and graphics accelerators. ACM Reference Format:Christian Brugger, Dominic Hillenbrand, and Matthias Balzer. 2014. RIVER: Reconfigurable flow and fabric for real-time signal processing on FPGAs.

show abstract

Section: Introduction and Related Workmentioning

confidence: 99%