Towards Purposeful Design Space Exploration of Heterogeneous CGRAs: Clock Frequency Estimation

Modern High Level Synthesis (HLS) tools succeed well in their engineering productivity goal, but still require toolset and target technology specific modifications to the source code to guide the process towards an efficient implementation. Furthermore, their end result is a fixed function accelerator with limited field and runtime flexibility. In this paper we describe the status of AEx, a novel work-in-progress HLS tool developed in the FitOptiVis ECSEL JU project. AEx is based on automated exploration of architectures using a flexible and lightweight parallel co-processor template. We compare its current performance in CHStone C-language benchmarks to the state of the art FPGA HLS tool Vitis, provide ASIC implementation numbers, and identify the main remaining toolset features that are expected to dramatically further improve the performance. The potential is explored with a hand-optimized case study that shows only 1.64x performance slowdown with the programmable co-processor in comparison to the fixed function Vitis HLS result.

show abstract

Towards Purposeful Design Space Exploration of Heterogeneous CGRAs: Clock Frequency Estimation

Cited by 4 publications

References 8 publications

Architectural Model

Architectural Model

Architektonisches Modell

AEx: Automated High-Level Synthesis of Compiler Programmable Co-Processors

Contact Info

Product

Resources

About