Tri-state GNRFET-based fast and energy-efficient ternary multiplier

Ul Haq, Shams; Abbasian, Erfan; Khurshid, Tabassum; Fathi, Hanaa; Kumar Sharma, Vijay

doi:10.1016/j.aeue.2024.155239

AEU - International Journal of Electronics and Communications

2024

DOI: 10.1016/j.aeue.2024.155239

|View full text |Cite

Tri-state GNRFET-based fast and energy-efficient ternary multiplier

Shams Ul Haq,

Erfan Abbasian,

Tabassum Khurshid

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite1

Independent0

Authors

Journals

Cited by 1 publication

References 53 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Energy-efficient design of quaternary logic gates and arithmetic circuits using hybrid CNTFET-RRAM technology

Haq,

Abbasian,

Khurshid

et al. 2024

Phys. Scr.

Self Cite

View full text Add to dashboard Cite

Multi-valued logic (MVL), which is an extension of binary logic, is a framework for representing complex systems with more than two truth values. This paper delves into the circuit design, computational aspects, and practical applications of the quaternary logic system, which is a type of MVL with four truth values. The multi-threshold property of carbon nanotube field-effect-transistors (CNTFET), along with resistive random-access memory (RRAM) having the capability of storing multiple resistance values, has been used in the design of quaternary logic gates and arithmetic circuits. The non-volatility in the design achieved using RRAMs enables the circuits to be used in reconfigurable logic and in-memory computational applications. The properties of RRAM, like resistance switching and multi-cell storage, have been used to optimize the proposed circuits. Quaternary logic gates such as inverter, NAND, and NOR, and quaternary arithmetic circuits including decoder, half adder, and multiplier have been designed. The power-delay-product (PDP) of the proposed quaternary inverter, NAND, NOR, half adder, and multiplier is 62.38%, 93.4%, 80.29%, 14.79%, and 20% less than the least PDP of the quaternary designs under consideration, respectively.

show abstract

Energy-efficient design of quaternary logic gates and arithmetic circuits using hybrid CNTFET-RRAM technology

Haq,

Abbasian,

Khurshid

et al. 2024

Phys. Scr.

Self Cite

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Tri-state GNRFET-based fast and energy-efficient ternary multiplier

Cited by 1 publication

References 53 publications

Energy-efficient design of quaternary logic gates and arithmetic circuits using hybrid CNTFET-RRAM technology

Energy-efficient design of quaternary logic gates and arithmetic circuits using hybrid CNTFET-RRAM technology

Contact Info

Product

Resources

About