Using a PicoBlaze Processor to Traffic Light Control

Иванов, Владимир Николаевич

doi:10.1515/cait-2015-0023

Cited by 7 publications

(3 citation statements)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Antonio-Torres et al ( 2009) used the PicoBlaze in embedded systems for 'monitoring applications', Ivanov (2015) has employed the processor to provide a controller for traffic light, Zaykov (2007) has constructed a multiprocessor parallel architecture based on message passing paradigm using multiple PicoBlaze cores, Mandala (2011) has studied the usage of the PicoBlaze in 'multiprocessor systems', and Mattson (2004) has implemented a network interface using the PicoBlaze. Claudiu et al (2012) have implemented 'smart sensor using multiple cores' of PicoBlaze.…”

Section: Picoblaze Applicationsmentioning

confidence: 99%

Modular transformation of embedded systems from firm-cores to soft-cores

Ali¹,

Pora²

2021

IJES

View full text Add to dashboard Cite

Although there are many 8-bit IP processor cores available, only a few, such as Xilinx PicoBlaze and Lattice Mico8 firm-cores are reliable enough to be used in commercial products. One of the drawbacks is that their codes are confined to vendor-specific primitives. It is inefficient to implement a PicoBlaze processor on non-Xilinx FPGA devices. In this paper we propose a systematic approach that transforms primitive-level designs (firm-cores) to vendor independent designs (soft-cores), while modularising them during the process. This makes modification and implementation of designs on any FPGA devices possible. To demonstrate the idea, our soft-core version of PicoBlaze is implemented on a Lattice iCE40LP1k FPGA device and is shown to be fully compatible with the original PicoBlaze macro. Rigorous verification mechanisms have been employed to ensure the validity of the porting process; therefore, the quality of transformation matches the industry expectation.

show abstract

Section: Picoblaze Applicationsmentioning

confidence: 99%

Modular transformation of embedded systems from firm-cores to soft-cores

Ali¹,

Pora²

2021

IJES

View full text Add to dashboard Cite

show abstract

“…The first one was inspired on a Microchip's PIC® microcontroller [20], which has as main objective, to take advantage of the advantage of the compilation and debugging tools existing for those microcontrollers. The second one, was a totally new design [19] that used a pair of twins accumulators and some other non-explored features inspired in part by PicoBlaze microprocessor and its multiple application [21][22][23][24][25]. The main goal of the first 4-bit processor designed [18] is to offer to the students another practical tool to strengthen the knowledge acquired in the classroom.…”

Section: Introductionmentioning

confidence: 99%

Hardware description of a simplified 4-bit softcore processor with BCD capabilities

Santa¹,

Jacinto²,

Montie³

2020

IJECE

View full text Add to dashboard Cite

The objective of the work reported in this paper is to improve a 4-bit softcore processor previously designed in Verilog language, keeping its compact size. This processor was thought to be used as academic and didactic tool for teaching as computers architecture subject as digital circuits subject in the technology faculty of the Universidad Distrital. The new features include arithmetic instruction with input carry, BCD operations enabling, rotating instructions, implementation of input and output register banks, increase of the number of general purpose registers of the data memory, and the reduction of the execution clock cycles per instruction. Additionally, the assembler software was enabled to support macro-instructions to make easy the comprehension of some composed functions. As result, a very compact softcore processor was obtained, by means of a Verilog description done in a single file. This implementation occupies only the 2% of the medium-size FPGA used for the application, reaching a maximum possible working clock frequency of 929 Mhz.

show abstract

“…We have PicoBlaze used in embedded systems for "monitoring applications" [207], Vladimir has employed the processor to provide a controller for traffic light [208], Pavel has constructed a multiprocessor parallel architecture based on message passing paradigm using multiple PicoBlaze cores [209], Venkata has studies the usage of the PicoBlaze in "multiprocessor systems" [210], and Robert has implemented a network interface using the PicoBlaze [211]. Lung, Sabou, and Barz have implemented "smart sensor using multiple cores" of PicoBlaze [212].…”

Section: Picoblaze Applicationsmentioning

confidence: 99%

A morphable FPGA soft processor using LLVM infrastructure targeting low-power application-specific embedded systems

Ali¹

View full text Add to dashboard Cite

The reconfigurable computing (RC) aims to combine the flexibility of General-Purpose Processor (GPP) with performance of Application Specific Integrated Circuits (ASIC). There are several architectures proposed since RC’s inception in 1960s, but all have failed to become mainstream. The main factor preventing RC to become common practice is its requirement for implementers of algorithms (programmers) to be familiar with hardware design. In RC, a hardened processor cooperates with a dynamic reconfigurable Hardware Accelerator (HA) which is implemented on Field-Programmable Gate Array (FPGA). The HA implements crucial software kernel on hardware to increase performance and its design demands digital circuit expertise. In this paper a novel RC architecture is proposed that keeps the decades old programming practices intact while harnessing the power of HA. The architecture uses LLVM compiler infrastructure to receive an algorithm and then outputs the equivalent machine language, it then finds the most frequent instruction pairs and generates equivalent RC circuit called “Miniature Accelerator (MA)”. The instruction pairs are dynamically removed from pipeline and MA computed result replaces them in parallel. To demonstrate the concept the Fast Fourier Transform (FFT) algorithm which is core Digital signal processing (DSP) kernel is written in C and then executed on an ARM Cortex-M0. The execution of FFT function is improved by 14.12%. The proposed adaptive processor is fully backward compatible, compilation is automated, and no modification of exiting software or established programming paradigms is required.

show abstract

Using a PicoBlaze Processor to Traffic Light Control

Abstract: This paper discusses the development of a complex device for Traffic Light Control. The device is based on a PicoBlaze microprocessor embedded inSpartan6 FPGA. Its benefits for the purposes of transport flows management are discussed.

Cited by 7 publications

References 1 publication

Modular transformation of embedded systems from firm-cores to soft-cores

Modular transformation of embedded systems from firm-cores to soft-cores

Hardware description of a simplified 4-bit softcore processor with BCD capabilities

A morphable FPGA soft processor using LLVM infrastructure targeting low-power application-specific embedded systems

Contact Info

Product

Resources

About