2020 IEEE Physical Assurance and Inspection of Electronics (PAINE) 2020
DOI: 10.1109/paine49178.2020.9337730
|View full text |Cite
|
Sign up to set email alerts
|

Using Digital Sensors to Leverage Chips' Security

Abstract: One way for an attacker to break a system is to perturb it. Expected effects are countermeasure deactivation or data corruption to disclose sensitive information. The prevention of such actions relies on detection of abnormal operating conditions. Digital sensors can play this role. A digital sensor is built out of the very same standard cells as the user logic to be protected. This ensures the advantage that the sensor and the user logic are exposed to the same stress. Balancing True positives and False negat… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
3
2

Relationship

2
3

Authors

Journals

citations
Cited by 6 publications
(7 citation statements)
references
References 13 publications
0
7
0
Order By: Relevance
“…14, page 189], suggested inserting an artificial critical path that raises the alarm when violated (before the user logic gets faulty). Such digital sensors are refined by T. Anik et al [48], and M. Ebrahimabadi et al [49] to measure the amount of perturbation injected into the chip (an approach known as time to digital conversion (TDC)). The merit of TDC is that they can be implemented as register transfer level (RTL) with standard delay constraints (SDC), hence their great portability amongst various targets (FPGA or ASIC) and technology nodes.…”
Section: Surveymentioning
confidence: 99%
“…14, page 189], suggested inserting an artificial critical path that raises the alarm when violated (before the user logic gets faulty). Such digital sensors are refined by T. Anik et al [48], and M. Ebrahimabadi et al [49] to measure the amount of perturbation injected into the chip (an approach known as time to digital conversion (TDC)). The merit of TDC is that they can be implemented as register transfer level (RTL) with standard delay constraints (SDC), hence their great portability amongst various targets (FPGA or ASIC) and technology nodes.…”
Section: Surveymentioning
confidence: 99%
“…A digital sensor can be realized via inserting artificial critical paths (as simple as delay chains) into the chip logic such that if the chip is operated in abnormal conditions, setup time violations occur in the first place on the sensor's intentionally long paths [7]. In practice, the propagation time is not really quantified, rather it is checked if the transition manages to propagate to the end of the delay chain at the considered frequency [7]. In this paper we use such a sensor for detecting laser-based FIAs.…”
Section: B Time-to-digital Convertermentioning
confidence: 99%
“…Analog sensors have been used for a long time as transducers that quantify the ambient conditions of electronic devices. These sensors, however, suffer from various flaws that have received considerable attention in recent years [19,14]. On the other hand, digital sensors have appeared as highly qualified counterparts concurring such drawbacks.…”
Section: Digital Versus Analog Sensorsmentioning
confidence: 99%
“…Optimizedperformance and reduced-power demands resulted in shrinking the feature size and in turn enabled a single chip to include billions of transistors. Ensuring the reliability and security of such complex circuitries is of utmost importance [19,14].…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation