Vertical traversal approach towards TSVs optimisation over multilayer network on chip (NoC)

Data of multilayer mesh NoC performance analysis for throughput and delay over FTP and CBR applications

“…This is due to the bottleneck of the resources (like buffer size, link bandwidth, etc.) assigned to the routers [1] .…”