2004
DOI: 10.1109/ted.2004.839868
|View full text |Cite
|
Sign up to set email alerts
|

0.13-<tex>$muhbox m$</tex>RF CMOS and Varactors Performance Optimization by Multiple Gate Layouts

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
8
0

Year Published

2006
2006
2020
2020

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 22 publications
(8 citation statements)
references
References 15 publications
0
8
0
Order By: Relevance
“…Operating frequency is fixed at two points of interest in the analysis as similar to Ref. [28]. The difference is that this work analyzes geometry dependence on IMD characteristics in the breakdown region.…”
Section: Resultsmentioning
confidence: 99%
“…Operating frequency is fixed at two points of interest in the analysis as similar to Ref. [28]. The difference is that this work analyzes geometry dependence on IMD characteristics in the breakdown region.…”
Section: Resultsmentioning
confidence: 99%
“…In the simplest state, called capacitive-type load, a single varactor is used as reflective load. Of course, the CMOS varactors generally have low tuning range [15,16], which significantly limits the range of phase-shift. By increasing complexity of the reflective loads, generally using resonant networks [5,7,11], achievable range of phase-shift is increased.…”
Section: Reflective Loadmentioning
confidence: 99%
“…12 shows the simulated quality factor of this inductor using Ansoft Technologies' High Frequency Structure Simulator (Ansoft HFSS). The varactors are designed using an accumulation mode nMOSVAR with average capacitance of 150 fF [37], [38]. Fig.…”
Section: Cmos Implementation Of Nonlinear Lc Latticementioning
confidence: 99%
“…The ratio between minimum and maximum capacitances is around 3, which determines the nonlinearity of the lattice. Similar to [38], the varactors use a multifinger structure. The size and number of fingers is selected for a maximum nonlinearity and minimum series resistance.…”
Section: Cmos Implementation Of Nonlinear Lc Latticementioning
confidence: 99%