1987 International Electron Devices Meeting 1987
DOI: 10.1109/iedm.1987.191339
|View full text |Cite
|
Sign up to set email alerts
|

0.8&amp;#181;m Bi-CMOS technology with high f<inf>T</inf>ion-implanted emitter bipolar transistor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

1990
1990
2004
2004

Publication Types

Select...
3
2
1

Relationship

1
5

Authors

Journals

citations
Cited by 12 publications
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…Npn bipolar transistors were fabricated by a 0.8pm ion-implanted emitter BiCMOS process [4]. In most of the cases, the emitter size was 4 x 2.2 pm2.…”
Section: Methodsmentioning
confidence: 99%
“…Npn bipolar transistors were fabricated by a 0.8pm ion-implanted emitter BiCMOS process [4]. In most of the cases, the emitter size was 4 x 2.2 pm2.…”
Section: Methodsmentioning
confidence: 99%
“…In addition, a full swing of 1.5V at the output of the BiCMOS dynamic logic gate can be obtained. In order to show the effectiveness of the 1.5V fullswing BiCMOS dynamic logic gate circuit, a test chip including a two-stage BiCMOS dynamic logic gate circuit with the BiPMOS pull-down structure has been designed based on a l p m BiCMOS technology [9]. Fig.…”
Section: The Bipmos Pull-down Structurementioning
confidence: 99%